



**Silicon N-Channel Power MOSFET**
**General Description :**

The HMP400N04 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications. The package form is TO-247, which accords with the RoHS standard.

$V_{DSS}$	40	V
$I_D$	400	A
$P_D$	500	W
$R_{DS(ON)}\text{type}$	1.4	$\text{m}\Omega$

**Features :**

- $R_{DS(ON)} < 1.65\text{m}\Omega$  @  $V_{GS}=10\text{V}$  (Typ1.4mΩ)
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

**TO-247**

**Inner Equivalent Principium Chart**

**Applications :**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

**Absolute (  $T_c = 25^\circ\text{C}$  unless otherwise specified ) :**

Symbol	Parameter	Rating	Units
$V_{DSS}$	Drain-to-Source Voltage	40	V
$I_D$	Continuous Drain Current	400	A
$I_{DM}$	Pulsed Drain Current	1250	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$P_D$	Power Dissipation	500	W
$E_{AS}$	Single pulse avalanche energy	2000	mJ
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	175, -55 to 175	$^\circ\text{C}$

**Electrical Characteristics ( T<sub>C</sub> = 25°C unless otherwise specified ) :**

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V <sub>DSS</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	40	--	--	V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>DS</sub> =32V, V <sub>GS</sub> = 0V, T <sub>a</sub> =25°C	--	--	1.0	μA
I <sub>GSS(F)</sub>	Gate to Source Forward Leakage	V <sub>GS</sub> =+20V	--	--	0.1	μA
I <sub>GSS(R)</sub>	Gate to Source Reverse Leakage	V <sub>GS</sub> =-20V	--	--	-0.1	μA

ON Characteristics <sup>a3</sup>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R <sub>DSON</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =80A	--	1.4	1.65	mΩ
V <sub>GTH</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0	--	4.0	V
Pulse width tp≤380μs, δ≤2%						

Dynamic Characteristics <sup>a4</sup>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V f=1.0MHz	--	10.8	--	nF
C <sub>oss</sub>	Output Capacitance		--	1.6	--	
C <sub>rss</sub>	Reverse Transfer Capacitance		--	0.88	--	

Resistive Switching Characteristics <sup>a4</sup>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t <sub>d(ON)</sub>	Turn-on Delay Time	V <sub>DD</sub> =26V, I <sub>D</sub> =200A V <sub>GS</sub> =10V, R <sub>G</sub> =2.1Ω, R <sub>L</sub> =0.5Ω	--	30	--	ns
t <sub>r</sub>	Rise Time		--	30	--	
t <sub>d(OFF)</sub>	Turn-Off Delay Time		--	155	--	
t <sub>f</sub>	Fall Time		--	43	--	
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =20V, I <sub>D</sub> =200A V <sub>GS</sub> =10V	--	158	--	nC
Q <sub>gs</sub>	Gate to Source Charge		--	38	--	
Q <sub>gd</sub>	Gate to Drain ( "Miller" )Charge		--	42	--	

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$I_S$	Continuous Source Current <sup>a2</sup> (Body Diode)		--	--	400	A
$V_{SD}$	Diode Forward Voltage <sup>a3</sup>	$I_S=200A, V_{GS}=0V$	--	--	1.2	V
$t_{rr}$	Reverse Recovery Time	$I_S=200A, T_j=25^\circ C$ $dI_F/dt=100A/\mu s$ $V_{GS}=0V$	--	85	--	ns
$Q_{rr}$	Reverse Recovery Charge		--	70	--	nC

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case <sup>a2</sup>	0.32	°C/W

<sup>a1</sup> : Repetitive Rating: Pulse width limited by maximum junction temperature.


<sup>a2</sup> : Surface Mounted on FR4 Board,  $t \leq 10\text{sec}$ .

<sup>a3</sup> : Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .


<sup>a4</sup> : Guaranteed by design, not subject to production

**Test circuit**


1) EAS test Circuit















2) Gate charge test Circuit




3) Switch Time Test Circuit




**Characteristics Curve :**
**Fig. 1. Output Characteristics @  $T_J = 25^\circ\text{C}$** 

**Fig. 2. Extended Output Characteristics @  $T_J = 25^\circ\text{C}$** 

**Fig. 3. Output Characteristics @  $T_J = 150^\circ\text{C}$** 

**Fig. 4.  $R_{DS(on)}$  Normalized vs. Junction Temperature**

**Fig. 5.  $R_{DS(on)}$  Normalized vs. Drain Current**

**Fig. 6. Drain Current vs. Case Temperature**


**Fig. 7. Input Admittance**

**Fig. 8. Transconductance**

**Fig. 9. Forward Voltage Drop of Intrinsic Diode**

**Fig. 10. Gate Charge**

**Fig. 11. Capacitance**

**Fig. 12. Forward-Bias Safe Operating Area**



**Fig. 13. Resistive Turn-on  
Rise Time vs. Junction Temperature**




**Fig. 14. Resistive Turn-on  
Rise Time vs. Drain Current**




**Fig. 15. Resistive Turn-on  
Switching Times vs. Gate Resistance**



**Fig. 16. Resistive Turn-off  
Switching Times vs. Junction Temperature**



**Fig. 17. Resistive Turn-off  
Switching Times vs. Drain Current**



**Fig. 18. Resistive Turn-off  
Switching Times vs. Gate Resistance**




Fig. 19. Maximum Transient Thermal Impedance

