



**Silicon N-Channel Power MOSFET**
**General Description:**

HMR501B the silicon N-channel Depletion mode MOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The package form is TO-252, which accords with the RoHS and Halogen Free standard.

$V_{DSX}$	600	V
$I_{DSS\ MIN}$	24	mA
$R_{DS(ON)MAX}$	300	$\Omega$


**Features:**

- N-Channel
- ESD improved Capability
- Depletion Mode
- dv/dt rated
- Pb-free lead plating;ROHS compliant
- Halogen Free


**Absolute (T<sub>c</sub>= 25°C unless otherwise specified)**

Symbol	Parameter	Rating	Units
$V_{DSX}$	Drain-to-Source Voltage	600	V
$I_D$	Continuous Drain Current	0.060	A
	Continuous Drain Current $T_C = 70^\circ C$	0.048	A
$I_{DM^{a1}}$	Pulsed Drain Current	0.240	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$dV/dt^{a2}$	Peak Diode Recovery $dv/dt$	5.0	V/ns
$P_D$	Power Dissipation	25	W
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, R=1.5k $\Omega$ )	300	V
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
$T_L$	Maximum Temperature for Soldering	300	°C

**Electrical Characteristics** (T<sub>C</sub>= 25°C unless otherwise specified)

**OFF Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V <sub>DSX</sub>	Drain to Source Breakdown Voltage	V <sub>GS</sub> =-5V, I <sub>D</sub> =250μA	600	--	--	V
I <sub>D(off)</sub>	Off-state Drain to Source Current	V <sub>DS</sub> =600V, V <sub>GS</sub> =-5V	--	--	0.1	μA
		V <sub>DS</sub> =480V, V <sub>GS</sub> =-5V, T <sub>A</sub> =125°C	--	--	10	μA
I <sub>GSS(F)</sub>	Gate to Source Forward Leakage	V <sub>GS</sub> =+20V	--	--	10	μA
I <sub>GSS(R)</sub>	Gate to Source Reverse Leakage	V <sub>GS</sub> =-20V	--	--	-10	μA

**ON Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I <sub>dss</sub>	On-state drain current	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V	24	--	--	mA
R <sub>DS(ON)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> =0V, I <sub>D</sub> =3mA	--	150	300	Ω
		V <sub>GS</sub> =10V, I <sub>D</sub> =16mA	--	400	800	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =3V, I <sub>D</sub> =8.0μA	-2.7	-1.8	-1.0	V

**Dynamic Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =50V, I <sub>D</sub> = 0.01A	0.02	0.03	--	S
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =-5V, V <sub>DS</sub> =25V	--	100	--	pF
C <sub>oss</sub>	Output Capacitance		--	9	--	
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	--	2.13	--	

**Resistive Switching Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t <sub>d(ON)</sub>	Turn-on Delay Time	I <sub>D</sub> =0.01A , V <sub>DD</sub> =300V V <sub>GS</sub> =-5...7V R <sub>G</sub> =6.0Ω	--	20	--	ns
t <sub>r</sub>	Rise Time		--	100.2	--	
t <sub>d(OFF)</sub>	Turn-Off Delay Time		--	111	--	
t <sub>f</sub>	Fall Time		--	250	--	
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =0.01A, V <sub>DD</sub> =400V V <sub>GS</sub> =-5V to 5V	--	2.24	--	nC
Q <sub>gs</sub>	Gate to Source Charge		--	1	--	
Q <sub>gd</sub>	Gate to Drain ( "Miller" )Charge		--	0.65	--	

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I <sub>S</sub>	Continuous Source Current (Body Diode)	Ta=25°C	--	--	0.05	A
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)		--	--	0.2	A
V <sub>SD</sub>	Diode Forward Voltage	I <sub>F</sub> =32mA, V <sub>GS</sub> =-5V	--	--	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> =0.02A, T <sub>j</sub> =25°C	--	320	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> /dt=100A/us, V <sub>R</sub> =300V	--	760	--	nC

Symbol	Parameter	Typ.	Units
R <sub>θJA</sub>	Junction-to-Ambient	62.5	°C/W

**Gate-source Zener diode**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V <sub>GSO</sub>	Gate-source breakdown voltage	I <sub>GS</sub> =±1mA(Open Drain)	20	--	--	V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.